fpga接口解决方案

fpga接口解决方案

ID:8229052

大小:5.33 MB

页数:52页

时间:2018-03-11

fpga接口解决方案_第1页
fpga接口解决方案_第2页
fpga接口解决方案_第3页
fpga接口解决方案_第4页
fpga接口解决方案_第5页
资源描述:

《fpga接口解决方案》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、NationalSemiconductor’sInterfaceSolutionsforXilinxFPGAsMarch20071Agenda•InterfaceOverview•ExternalSerDes•SignalconditioningapplicationswithFPGAs•ExtendingPCI-ExpressinSpartanIII•RocketI/Osolutions•SolutionsforSDIapplications•ClockConditioners•Ethernet10/100PHY•Conclusions2NationalSemiconductorCorp

2、orationConfidentialNationalSemiconductorInterfaceProductOverview3NationalSemiconductorCorporationConfidentialTrendTowardsSerialI/OasDataThroughputIncreases●TraditionalBuses●SerialI/OBuses–ParallelDataChannelstimedwitha–Embedtheclockinthedataparallelclock–ThroughputscaleseasilyCLK●Problemsaddingthr

3、oughput●Advantages–Increasingdatarateperpin–Eliminatesskewandsimultaneous¾simultaneousswitchingnoiseswitchingnoise–Increasebuswidth–Greaterdistance¾Addspincount-unreliable–GroupMultiplelinksforgreaterthroughput¾Packagesize/costincrease¾Skewbetweendataandclock4NationalSemiconductorCorporationConfid

4、entialDataTransmissionIssuesRequiringInterfaceSolutions1.ReducenoisefromSimultaneouslySwitchingOutputs(SSO)–Avoiddrivingtransmissionlineswithhighcurrentoutputs2.LVDS-Serializingdatato/fromlower-costFPGA–Usestand-aloneSerDesandPHYstotransferdataefficiently3.Increasedataratesignalingandreliabilityon

5、mid-rangeFPGA–UseCMLSignalconditionersandSerDes4.Protectfromoff-boardESDeventsinruggedapplications5.LowerpincounttoreduceFPGAandCPLDcost–Distributemultiplecopiesofdataandclock5NationalSemiconductorCorporationConfidentialSystemlevelissuesEnableSerDesperformancewithalowercostFPGAandreduceSSOnoiseAdv

6、antagesUselowercostFPGAReducedCurrentReduceoutputcurrentonFPGALVCMOSSERIALLVDSReliablehighperformanceDeserializerBACKPLANEInterfaceHighESDtoleranceatboardedgeSpartanLVDSEmbeddedClock,CommonSerDesDevicesFPGAorChannelLinkEMBEDDEDCLOCKSerDes10-bitSerandDes–SCAN921025/12261:10Deserialer,6Ch–SCAN926260

7、LVDSSpartanEmbeddedClock,10:1Serializer,8Ch–SCAN928028FPGAorChannelLink16-BitSerDes–DS92LV16SerDes18-BitSerDes–DS92LV1818-BitSerializer,2Ch–SCAN92182124-BitSerandDes_DS90C124/241CHANNELLINK21:3SerandDes–DS90CR21x

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。