高性能低功耗嵌入式内存管理单元设计分析

高性能低功耗嵌入式内存管理单元设计分析

ID:39130640

大小:3.48 MB

页数:82页

时间:2019-06-25

高性能低功耗嵌入式内存管理单元设计分析_第1页
高性能低功耗嵌入式内存管理单元设计分析_第2页
高性能低功耗嵌入式内存管理单元设计分析_第3页
高性能低功耗嵌入式内存管理单元设计分析_第4页
高性能低功耗嵌入式内存管理单元设计分析_第5页
资源描述:

《高性能低功耗嵌入式内存管理单元设计分析》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、浙江大学硕士学位论文AbstractWiththedevelopmentofcomplicatedembeddedapplications,memorymanagementhasbecomethefocusandthedifficultpartofHW-SWdesigninhigh-endembeddedprocessors.Virtualmemorytechniqueisaneffectivememorymanagementmethod,whichistransparenttosoftwarebasedonoperatingsystem.Thiscansimplify

2、thememorymanagementmodeandenhancetheportabilityofapplicationsoftware.Meanwhile,memorymanagementunit(MMU),themajorconcemofpowerconsumptionandareacostofembeddedprocessors,isimplementedinhardwaretorealizevirtualmemorytechnique.InthisthesisweproposesomekeytechniquesofembeddedTLBforhighperfor

3、manceandlowpowerimplementationofembeddedMMU.Theoriginalcontributionsofthisthesisareasfollows:1.ATLBdesignmethodbasedoncacheresourcereusing.ThisthesisanalyzedthesimilaritybetweenTLBandCacheentryinstoragestructureandaccessingbehavior,andthenproposedanewTLBdesignmethodbasedonreusingcachehar

4、dwareresourceforlowerpowerconsumptionandsmallerareacostinembeddedprocessor.Thismethodsetupcacheaddressmappingtable,whichrecordedthelocationofTLBentryinCache,todecreaseTLBaccesseswithlessdynamicpowerconsumption.2.Aninnovationofmulti-processTLBentrysharingonecachelinewindow.Thismethodparti

5、tionscachelineintodifferentprocesswindowstopreventfrequencyreplacementofTLBentryduringprocessswitch.Dynamical浙江人学硕士学位论文AbstractTLBentryextensionbasedoncachearchitectureenlargedthemappingrangeofphysicaladdressforhigherTLBhitrateandprovidedasolutiontoTLBentryrestrictionintraditionalTLBdesi

6、gn.MoreoveLanentrylockingmethodofTLBwasalsoproposedtobalancetheresourcehazardinmaximumdegreebetweenTLBentryandinstruction/data.3.Two-levellow-powerTLBimplementationwithmultipleTLBpagesizessupported.Thismethodutilizedtwo-levelTLBarchitecturetosolvecacheaccesshazardbetweenTLBandinstruction

7、/data,withgreatdynamicpowersavedwhenaccessingin-cacheTLB.TwopagesizescouldbedynamicallysupportedbyextendingthefirstlevelTLBentryforhigherTLBhitrate.ComparedwithtraditionalTLBdesign,experimentsshowthattheproposedmethodreducesthepowerconsumptionandareacostofembeddedprocesso

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。