High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes

High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes

ID:39221709

大小:926.00 KB

页数:10页

时间:2019-06-27

High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes_第1页
High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes_第2页
High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes_第3页
High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes_第4页
High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes_第5页
资源描述:

《High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、IEEEJOURNALONSELECTEDAREASINCOMMUNICATIONS,VOL.27,NO.6,AUGUST2009985High-ThroughputLayeredDecoderImplementationforQuasi-CyclicLDPCCodesKaiZhang,StudentMember,XinmingHuang,Member,IEEE,ZhongfengWang,SeniorMember,IEEEAbstract—Thispaperpresentsahigh-throughputdecoderLDPCcodescanbeeffectivelydec

2、odedusingthestandarddesignfortheQuasi-Cyclic(QC)Low-DensityParity-Checkbelief-propagation(BP)algorithm,alsocalledsum-productal-(LDPC)codes.Twonewtechniquesareproposed,includinggorithm(SPA).Twophasesofmessages,thecheck-to-variableparallellayereddecodingarchitecture(PLDA)andcriticalpath(CTV)m

3、essagesandthevariable-to-check(VTC)messages,splitting.PLDAenablesparallelprocessingforalllayersbyestablishingdedicatedmessagepassingpathsamongthem.ThearetransmittedalongtheedgesoftheTannergraphtoupdatedecoderavoidscrossbar-basedlargeinterconnectnetwork.Crit-eachotheriteratively.Tosimplifyth

4、eBPalgorithm,min-sumicalpathsplittingtechniqueisbasedonarticulateadjustmentofalgorithm[7]–[9]isintroducedtoreducethecomplexityofthestartingpointofeachlayertomaximizethetimeintervalsthechecknodeoperations.Also,in[10],[11],onlyvariablebetweenadjacentlayers,suchthatthecriticalpathdelaycan(colu

5、mn)summationsarestoredduringtheBPalgorithmtobesplitintopipelinestages.Furthermore,min-sumandlooselycoupledalgorithmsareemployedforareaefficiency.Asacasereducememorysize,whichiscalledthelooselycoupledstudy,arate-1/22304-bitirregularLDPCdecoderisimplementedalgorithmin[12].Inparticular,theafore

6、mentionedtechniquesusingASICdesignin90nmCMOSprocess.Thedecodercancanbeemployedtoreducethehardwarecomplexityinmes-achievethemaximumdecodingthroughputof2.2Gbpsat10sageupdateunitsandtoreducethestoragememoriesfortheiterations.Theoperatingfrequencyis950MHzaftersynthesis2propagationmessages.andth

7、echipareais2.9mm.Generally,theexistingworkinLDPCdecoderarchitecturesIndexTerms—Low-densityparity-checkcodes,quasi-cycliccanbeclassifiedintothreecategories:fullyparallelmethodcodes,parallelarchitecture,layereddecoding,criticalpathsplit-[13],serialmethod[14

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。