Bonito.mips.controller

《Bonito.mips.controller》由会员上传分享，免费在线阅读，更多相关内容在学术论文-天天文库。

1、BONITO-PCI/SDRAMSystemControllerforMIPSCPUs©1998-2000AlgorithmicsLtdRev2.11of2000/11/15•DirectconnectiontoanyMIPSCPUusinga32-bit‘‘SysAD’’interface.•Directconnectionto32-bit33MHzPCIbus,conformingtoRev2.1.PCIarbiterandother‘‘host’’functionsavailable,butcanalsooperateasaperipheral.I

2、ncludesPCImailboxregistersforintelligentperipheralcommunication.•IndependentCPUandPCIinputclocks.•High-performanceSDRAMmemorysystemusingstandardPC-100partsineithera32-or64-bitarray,includingstandard100-,144-and168-pinDIMMs.Gluelessforsmallsystems,butwithsynchronousbuffersyoucanbu

3、ildlargesystemswhichareonlyoneclockperiodslower.•LocalROM,I/Obusconnects‘‘dumb’’components,isolatedfromhigh-speedsignals.I/ObusDMAsupports‘‘UDMA’’transfersonanattachedIDEdiskdrive,asdefinedintheATA-4standardforPCdiskdrives.•‘‘I/Obuffercache’’cacheslocalmemorylocationstoenhancePCIt

4、ransferperformancefordevicecontrollerswhicharePCIbusinitiators.•PCI/local-memorycopierforapplicationsrequiringbulkdatatransport.•ConfigurabledebugmodemakesallcyclesvisibleataDIMMsocket.•GluelesssupportofCPUresetsequence.•IncludesusefulgenericinterruptcontrollerandGPIOpins.•Canbeco

5、nfiguredfromROM,pinsorPCIbus.•Compact352-pin1.27mmpitchBGApackageforreliableassembly.•Bueno,bonitoybarato!32−bit,33MHzPCIVr43xx/5432systeminterfaceCPUBONITOSDRAMcontrollerDIMM64−bitaddressROMdataBONITOinaminimalsystemBONITO-PCI/SDRAMSystemControllerforMIPSCPUsPage1of53ContentsCont

6、ents.......................................................................................................................................................21.Overview..................................................................................................................

7、.................................3Figure1.1BufferedmemoryandexpandedlocalI/Osystem................................................................32.Interfaces.........................................................................................................................

8、.........................52.1.CPUPort...