Power-Efficient RAM Mapping Algorithms for.pdf

Power-Efficient RAM Mapping Algorithms for.pdf

ID:34843626

大小:765.80 KB

页数:13页

时间:2019-03-12

Power-Efficient RAM Mapping Algorithms for.pdf_第1页
Power-Efficient RAM Mapping Algorithms for.pdf_第2页
Power-Efficient RAM Mapping Algorithms for.pdf_第3页
Power-Efficient RAM Mapping Algorithms for.pdf_第4页
Power-Efficient RAM Mapping Algorithms for.pdf_第5页
资源描述:

《Power-Efficient RAM Mapping Algorithms for.pdf》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、278IEEETRANSACTIONSONCOMPUTER-AIDEDDESIGNOFINTEGRATEDCIRCUITSANDSYSTEMS,VOL.26,NO.2,FEBRUARY2007Power-EfficientRAMMappingAlgorithmsforFPGAEmbeddedMemoryBlocksRussellTessier,Member,IEEE,VaughnBetz,Member,IEEE,DavidNeto,AaronEgier,Member,IEEE,andThiagar

2、ajaGopalsamyAbstractContemporaryfield-programmablegatearray(FPGA)designrequiresaspectrumofavailablephysicalresources.AsFPGAlogiccapacityhasgrown,locallyaccessedFPGAembeddedmemoryblockshaveincreasedinimportance.WhentargetingFPGAs,applicationdesignersof

3、tenspecifyhigh-levelmemoryfunctions,whichexhibitarangeofsizesandcontrolstructures.TheselogicalmemoriesmustbemappedtoFPGAembeddedmemoryresourcessuchthatphysicaldesignobjectivesaremet.Inthispaper,asetofpower-efficientlogical-to-physicalRAMmappingalgorit

4、hmsisdescribed,whichconvertsuser-definedmemoryspecificationstoon-chipFPGAmemoryblockresources.ThesealgorithmsminimizeRAMdynamicpowerbyevaluatingarangeofpossibleembeddedmemoryblockmappingsandselectingthemostpower-efficientchoice.Ourautomatedapproachhasbe

5、envalidatedwithbothsimulationofpowerdissipationandmeasurementsofpowerdissipationonFPGAhardware.AcomparisonofmeasuredpowerreductionsFig.1.Coredynamicpowerdistributionfor124benchmarksmappedtotovaluesdeterminedviasimulationconfirmstheaccuracyofStratixIId

6、evices.Testvectorsarenotavailableforthesedesigns;thus,logicoursimulationapproach.Ourpower-awareRAMmappingisassumedtotoggleduring12.5%ofclockcycles.algorithmshavebeenintegratedintoacommercialFPGAcompilerandtestedwith34largeFPGAbenchmarks.Throughbetwee

7、n10%and20%ofcoredynamicpowerintypicalexperimentation,weshowthat,onaverage,embeddedmemoryFPGAdesigns[1].Forexample,Fig.1illustratesthecoredynamicpowercanbereducedby26%andoverallcoredynamicpowercanbereducedby6%withaminimalloss(1%)indesigndynamicpowerbr

8、eakdownfor124FPGAdesignsofvaryingperformance.Inaddition,itisshownthattheavailabilityofsizesandfunctionalitiesmappedtoAlteraStratixII[2]devices.multipleembeddedmemoryblocksizesinanFPGAreducesOnaverage,embeddedmemoryconsumesasmuchpowerasembeddedmemoryd

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。