超大CMOS集成电路原理cha.ppt

超大CMOS集成电路原理cha.ppt

ID:52525214

大小:3.68 MB

页数:66页

时间:2020-04-09

超大CMOS集成电路原理cha.ppt_第1页
超大CMOS集成电路原理cha.ppt_第2页
超大CMOS集成电路原理cha.ppt_第3页
超大CMOS集成电路原理cha.ppt_第4页
超大CMOS集成电路原理cha.ppt_第5页
资源描述:

《超大CMOS集成电路原理cha.ppt》由会员上传分享,免费在线阅读,更多相关内容在教育资源-天天文库

1、DigitalIntegratedCircuitsADesignPerspectiveCopingwith InterconnectJanM.RabaeyAnanthaChandrakasanBorivojeNikolicDecember15,2002ImpactofInterconnectParasitics•ReduceRobustness•AffectPerformanceIncreasedelayIncreasepowerdissipationClassesofParasitics•Capacitiv

2、e•Resistive•InductiveINTERCONNECTDealingwithCapacitanceCapacitiveCrossTalkCapacitiveCrossTalk DynamicNode3x1mmoverlap:0.19VdisturbanceCYCXYVDDPDNCLKCLKIn1In2In3YX2.5V0VCapacitiveCrossTalk DrivenNodetXY=RY(CXY+CY)Keeptime-constantsmallerthanrisetimeV(Volt)00

3、.50.450.40.350.30.250.20.150.10.05010.80.6t(nsec)0.40.2XYVXRYCXYCYtr↑DealingwithCapacitiveCrossTalkAvoidfloatingnodesProtectsensitivenodesMakeriseandfalltimesaslargeaspossibleDifferentialsignalingDonotrunwirestogetherforalongdistanceUseshieldingwiresUseshie

4、ldinglayersShieldingGNDGNDShieldingwireSubstrate(GND)ShieldinglayerVDDCrossTalkandPerformanceCc-Whenneighboringlinesswitchinoppositedirectionofvictimline,delayincreasesDELAYDEPENDENTUPONACTIVITYINNEIGHBORINGWIRESMillerEffect-Bothterminalsofcapacitorareswitc

5、hedinoppositedirections(0Vdd,Vdd0)-Effectivevoltageisdoubledandadditionalchargeisneeded (fromQ=CV)ImpactofCrossTalkonDelayrisratiobetweencapacitancetoGNDandtoneighborStructuredPredictableInterconnectExample:DenseWireFabric([SunilKathri])Trade-off:Cross-co

6、uplingcapacitance40xlower,2%delayvariationIncreaseinareaandoverallcapacitanceAlso:FPGAs,VPGAsInterconnectProjections Low-kdielectricsBothdelayandpowerarereducedbydroppinginterconnectcapacitanceTypesoflow-kmaterialsinclude:inorganic(SiO2),organic(Polyimides)

7、andaerogels(ultralow-k)Thenumbersbelowareonthe conservativesideoftheNRTSroadmapeEncodingDataAvoidsWorst-Case ConditionsEncoderDecoderBusInOutDrivingLargeCapacitancesVinVoutCLVDDTransistorSizingCascadedBuffersUsingCascadedBuffersCL=20pFInOut12N0.25mmprocessC

8、in=2.5fFtp0=30psF=CL/Cin=8000fopt=3.6N=7tp=0.76ns(SeeChapter5)OutputDriverDesignTradeoffPerformanceforAreaandEnergyGiventpmaxfindNandfAreaEnergyDelayasaFunctionofFandN101357NumberofbufferstagesN91110,0

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。