资源描述：
《数字跑表VerilogHDL程序》由会员上传分享，免费在线阅读，更多相关内容在行业资料-天天文库。
1、数字跑表VerilogHDL程序顶层模块modulepaobiao(CLK,CLR,PAUSE,CLK,CLK1);inputCLK,CLK1;//100Hz基准时钟，1kHz数码管扫描时钟inputCLR,PAUSE;output[3:0]MSH,MSL,SH,SL,MH,ML;reg[3:0]MSH,MSL,SH,SL,MH,ML;wire[3:0]dec_in;jishijishi(CLK,CLR,PAUSE,MSH,MSL,SH,SL,MH,ML);count10count10(CLK,CLK1);decode4_7decode4_7(decodeout,dec_in);segs
2、cansegscan(dec_in,MSL,MSH,SL,SL,ML,MH);endmodule时基分频器模块modulecount10(CLK,CLK1);inputCLK1;outputCLK;reg[4:0]qout;always@(posedgeCLK1)beginif(qout<9)qout<=qout+1;elseqout<=0;endassignCLK=(qout==9)?1:0;endmoduleregCLK1;reg[4:0]qunt;always@(posedgeCLKornegedgeRST)//异步清零beginif(~rst)beginqunt<=5'd0;en
3、delseif(qunt==5'd9)beginqunt<=5'd0;endelsebeginqunt<=qunt+1'b1;endendwireCLK1;assignCLK1=qunt[4];计时器模块/*信号定义CLK：时钟信号；CLR：异步复位信号；PAUSE：暂停/启动信号；MSH，MSL：百分秒的高位和低位；SH，SL：秒信号的高位和低位；MH，ML：分钟信号的高位和低位。*/modulejishi(CLK,CLR,PAUSE,MSH,MSL,SH,SL,MH,ML);inputCLR,CLK,PAUSE;output[3:0]MSH,MSL,SH,SL,MH,ML;reg[3
4、:0]MSH,MSL,SH,SL,MH,ML;regcn1,cn2;//cn1为百分秒向秒的进位，cn2为秒向分的进位//**********百分秒计数进程，每计满100，cn1产生一个进位1**********always@(posedgeCLKorposedgeCLR)beginif(CLR)begin//异步复位{MSH,MSL}<=8'h00;cn1<=0;endelseif(!PAUSE)//PAUSE为0时正常计数，为1时暂时计数beginif(MSL==9)//百分秒低位是否为9beginMSL<=0;if(MSH==9)beginMSH=0;cn1=1;endelseMS
5、H=MSH+1;cn1=0;endelsebeginMSL<=MSL+1;cn1<=0;endendend//**********秒计数进程，每计满60，cn2产生一个进位**********always@(posedgecn1orposedgeCLR)beginif(CLR)//异步复位begin{SH,SL}<=8'h00;cn2<=0;endelseif(SL==9)//低位是否为9beginSL<=0;if(SH==5)beginSH<=0;cn2<=1;endelseSH<=SH+1;cn2<=0;endelsebeginSL<=SL+1;cn2<=0;endend//****
6、******分钟计数进程，每计满60，系统自动清零**********always@(posedgecn2orposedgeCLR)beginif(CLR)//异步复位begin{MH,ML}<=8'h00;endelseif(ML==9)beginML<=0;if(MH==5)beginMH<=0;endelseMH<=MH+1;endelseML<=ML+1;endendmodule数据选择模块modulesegscan(dec_in,MSL,MSH,SL,SL,ML,MH)output[3:0]dec_in;input[2:0]MSL,MSH,SL,SL,ML,MH;reg[3:0
7、]MSL,MSH,SL,SL,ML,MH;always@(posedgeCLK1)beginif(ss>3'd7)ss<=0;elsess<=ss+1;endalways@(posedgeCLK1)begincase(ss)3'd5:dec_in<=MSL;3'd4:dec_in<=MSH;3'd3:dec_in<=SL;3'd2:dec_in<=SH;3'd1:dec_in<=ML;3'd0:dec_in<=MH;3'd6:dec
